aboutsummaryrefslogtreecommitdiffstats
path: root/recipes/glibc/glibc_2.3.2+cvs20040726.bb
diff options
context:
space:
mode:
Diffstat (limited to 'recipes/glibc/glibc_2.3.2+cvs20040726.bb')
-rw-r--r--recipes/glibc/glibc_2.3.2+cvs20040726.bb26
1 files changed, 13 insertions, 13 deletions
diff --git a/recipes/glibc/glibc_2.3.2+cvs20040726.bb b/recipes/glibc/glibc_2.3.2+cvs20040726.bb
index 674c96e4af..712ad3f28c 100644
--- a/recipes/glibc/glibc_2.3.2+cvs20040726.bb
+++ b/recipes/glibc/glibc_2.3.2+cvs20040726.bb
@@ -7,26 +7,26 @@ PR = "${INC_PR}.0"
GLIBC_ADDONS ?= "linuxthreads"
-# file://noinfo.patch;apply=yes
-# file://ldconfig.patch;apply=yes;striplevel=0
+# file://noinfo.patch
+# file://ldconfig.patch;striplevel=0
SRC_URI = "cvs://anoncvs@sources.redhat.com/cvs/glibc;module=libc;date=${@bb.data.getVar('PV', d, 1)[9:]} \
- file://arm-ioperm.patch;apply=yes;striplevel=0 \
- file://makeconfig.patch;apply=yes;striplevel=0 \
- file://ldd.patch;apply=yes;striplevel=0 \
- file://fhs-linux-paths.patch;apply=yes \
- file://arm-no-hwcap.patch;apply=yes;striplevel=0 \
- file://arm-memcpy.patch;apply=yes;striplevel=0 \
- file://arm-longlong.patch;apply=yes;striplevel=0 \
- file://arm-machine-gmon.patch;apply=yes;striplevel=0 \
- file://glibc-fp-byteorder.patch;apply=yes \
+ file://arm-ioperm.patch;striplevel=0 \
+ file://makeconfig.patch;striplevel=0 \
+ file://ldd.patch;striplevel=0 \
+ file://fhs-linux-paths.patch \
+ file://arm-no-hwcap.patch;striplevel=0 \
+ file://arm-memcpy.patch;striplevel=0 \
+ file://arm-longlong.patch;striplevel=0 \
+ file://arm-machine-gmon.patch;striplevel=0 \
+ file://glibc-fp-byteorder.patch \
\
file://etc/ld.so.conf \
file://generate-supported.mk"
# seems to fail on tls platforms
-SRC_URI_append_arm = " file://dyn-ldconfig.patch;apply=yes;striplevel=0"
+SRC_URI_append_arm = " file://dyn-ldconfig.patch;striplevel=0"
-SRC_URI_append_openmn = " file://ldsocache-varrun.patch;apply=yes"
+SRC_URI_append_openmn = " file://ldsocache-varrun.patch"
S = "${WORKDIR}/libc"
B = "${WORKDIR}/build-${TARGET_SYS}"