From 9c2fe774ab6e2ec1897da02544818c9f8788005c Mon Sep 17 00:00:00 2001 From: Mans Rullgard Date: Tue, 10 Nov 2009 00:39:21 +0000 Subject: [PATCH 3/8] ARM: Expose some CPU control registers via sysfs This creates sysfs files under /sys/devices/system/cpu/cpuN exposing the values of the control register, auxiliary control register, L2 cache auxiliary control register, and PMON registers. Writing to the files allows setting the value of bits which are safe to change at any time. Signed-off-by: Mans Rullgard --- arch/arm/Kconfig | 5 ++ arch/arm/kernel/Makefile | 1 + arch/arm/kernel/sysfs_v7.c | 163 ++++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 169 insertions(+), 0 deletions(-) create mode 100644 arch/arm/kernel/sysfs_v7.c diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index 4940c98..f7f8ddc 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -1402,6 +1402,11 @@ config CC_STACKPROTECTOR neutralized via a kernel panic. This feature requires gcc version 4.2 or above. +config CPU_V7_SYSFS + bool + depends on CPU_V7 && SYSFS + default y + endmenu menu "Boot options" diff --git a/arch/arm/kernel/Makefile b/arch/arm/kernel/Makefile index 26d302c..bbebeec 100644 --- a/arch/arm/kernel/Makefile +++ b/arch/arm/kernel/Makefile @@ -39,6 +39,7 @@ obj-$(CONFIG_ARM_THUMBEE) += thumbee.o obj-$(CONFIG_KGDB) += kgdb.o obj-$(CONFIG_ARM_UNWIND) += unwind.o obj-$(CONFIG_HAVE_TCM) += tcm.o +obj-$(CONFIG_CPU_V7_SYSFS) += sysfs_v7.o obj-$(CONFIG_CRUNCH) += crunch.o crunch-bits.o AFLAGS_crunch-bits.o := -Wa,-mcpu=ep9312 diff --git a/arch/arm/kernel/sysfs_v7.c b/arch/arm/kernel/sysfs_v7.c new file mode 100644 index 0000000..0e492db --- /dev/null +++ b/arch/arm/kernel/sysfs_v7.c @@ -0,0 +1,163 @@ +/* + * linux/arch/arm/kernel/sysfs.c + * + * Copyright (C) 2008 Mans Rullgard + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#include +#include +#include +#include + +#define SETBITS(val, bits, new) \ + do { \ + val &= ~bits; \ + val |= new & bits; \ + } while (0) + +#define SHOW_REG(name, opc1, crn, crm, opc2) \ +static ssize_t name##_show(struct sys_device *dev, \ + struct sysdev_attribute *attr, \ + char *buf) \ +{ \ + unsigned val; \ + asm ("mrc p15,"#opc1", %0,"#crn","#crm","#opc2 : "=r"(val)); \ + return snprintf(buf, PAGE_SIZE, "%08x\n", val); \ +} + +#define STORE_REG(name, opc1, crn, crm, opc2, bits) \ +static ssize_t name##_store(struct sys_device *dev, \ + struct sysdev_attribute *attr, \ + const char *buf, size_t size) \ +{ \ + char *end; \ + unsigned new = simple_strtoul(buf, &end, 0); \ + unsigned val; \ + \ + if (end == buf) \ + return -EINVAL; \ + \ + asm ("mrc p15,"#opc1", %0,"#crn","#crm","#opc2 : "=r"(val)); \ + SETBITS(val, bits, new); \ + asm ("mcr p15,"#opc1", %0,"#crn","#crm","#opc2 :: "r"(val)); \ + \ + if (*end == '\n') \ + end++; \ + return end - buf; \ +} + +#define RD_REG(name, opc1, crn, crm, opc2) \ + SHOW_REG(name, opc1, crn, crm, opc2) \ + static SYSDEV_ATTR(name, S_IRUGO|S_IWUSR, name##_show, NULL) + +#define RDWR_REG(name, opc1, crn, crm, opc2, bits) \ + SHOW_REG(name, opc1, crn, crm, opc2) \ + STORE_REG(name, opc1, crn, crm, opc2, bits) \ + static SYSDEV_ATTR(name, S_IRUGO|S_IWUSR, name##_show, name##_store) + +RDWR_REG(control, 0, c1, c0, 0, 0x802); + +SHOW_REG(aux_ctl, 0, c1, c0, 1) + +#ifdef CONFIG_ARCH_OMAP34XX +static ssize_t aux_ctl_store(struct sys_device *dev, + struct sysdev_attribute *attr, + const char *buf, size_t size) +{ + char *end; + unsigned new = simple_strtoul(buf, &end, 0); + unsigned val; + + if (end == buf) + return -EINVAL; + + asm ("mrc p15, 0, %0, c1, c0, 1" : "=r"(val)); + SETBITS(val, 0xff8, new); + val &= ~2; + asm ("mov r0, %0 \n\t" + "mov r12, #3 \n\t" + "smc #0 \n\t" + :: "r"(val) : "r0", "r12"); + + return end - buf; +} +#define AUX_WR S_IWUSR +#else +#define aux_ctl_store NULL +#define AUX_WR 0 +#endif + +static SYSDEV_ATTR(aux_control, S_IRUGO|AUX_WR, aux_ctl_show, aux_ctl_store); + +SHOW_REG(l2_aux_ctl, 1, c9, c0, 2) + +#ifdef CONFIG_ARCH_OMAP34XX +static ssize_t l2_aux_ctl_store(struct sys_device *dev, + struct sysdev_attribute *attr, + const char *buf, size_t size) +{ + char *end; + unsigned new = simple_strtoul(buf, &end, 0); + unsigned val; + + if (end == buf) + return -EINVAL; + + asm ("mrc p15, 1, %0, c9, c0, 2" : "=r"(val)); + SETBITS(val, 0xbc00000, new); + asm ("mov r0, %0 \n\t" + "mov r12, #2 \n\t" + "smc #0 \n\t" + :: "r"(val) : "r0", "r12"); + + return end - buf; +} +#define L2AUX_WR S_IWUSR +#else +#define l2_aux_ctl_store NULL +#define L2AUX_WR 0 +#endif + +static SYSDEV_ATTR(l2_aux_control, S_IRUGO|L2AUX_WR, + l2_aux_ctl_show, l2_aux_ctl_store); + +RDWR_REG(pmon_pmnc, 0, c9, c12, 0, 0x3f) +RDWR_REG(pmon_cntens, 0, c9, c12, 1, 0xffffffff) +RDWR_REG(pmon_cntenc, 0, c9, c12, 2, 0xffffffff) +RDWR_REG(pmon_ccnt, 0, c9, c13, 0, 0xffffffff) +RDWR_REG(pmon_useren, 0, c9, c14, 0, 1) +RDWR_REG(pmon_intens, 0, c9, c14, 1, 0xffffffff) +RDWR_REG(pmon_intenc, 0, c9, c14, 2, 0xffffffff) + +#define REG_ATTR(sysdev, name) \ + do { \ + int err = sysfs_create_file(&sysdev->kobj, &name.attr); \ + WARN_ON(err != 0); \ + } while (0) + +static int __init cpu_sysfs_init(void) +{ + struct sys_device *sysdev; + int cpu; + + for_each_possible_cpu(cpu) { + sysdev = get_cpu_sysdev(cpu); + REG_ATTR(sysdev, attr_control); + REG_ATTR(sysdev, attr_aux_control); + REG_ATTR(sysdev, attr_l2_aux_control); + REG_ATTR(sysdev, attr_pmon_pmnc); + REG_ATTR(sysdev, attr_pmon_cntens); + REG_ATTR(sysdev, attr_pmon_cntenc); + REG_ATTR(sysdev, attr_pmon_ccnt); + REG_ATTR(sysdev, attr_pmon_useren); + REG_ATTR(sysdev, attr_pmon_intens); + REG_ATTR(sysdev, attr_pmon_intenc); + } + + return 0; +} +device_initcall(cpu_sysfs_init); -- 1.6.6.1